Abstract. A 6-bit digital phase shifter for 1-8GHz frequency band based on 0.13um CMOS process has been designed and simulated, the structure of vector-synthesized phase shifter was employed in the design. The simulation results shows the RMS phase error and the insertion loss(IL) are less than 2° and 2.5 dB respectively over the entire interesting bandwidth.
Introduction
Phase shifters are the key elements of beam steering systems and have been widely used in active phased array antennas. For digital phase shifters, due to they are more immune to their control voltage noise and temperature variation, they provide a discrete set of phase shifts and are adopted in many phased array applications. Recently, based on high-pass filter and all-pass network, conventional monolithic microwave integrated circuit (MMIC) digital phase shifters have been developed for low-cost microwave applications [1] - [6] . In a low-frequency such as L-or S-band, however, the phase shifters need a relatively large chip area, To resolve this problem, phase-shifting circuits, based on vector synthesized technique, have been reported [7] , [8] ; these are suitable for microwave applications used in lower frequency bands. This paper presents phase-shifting circuits based on vector synthesized technique, which have relative smaller chip area and lower cost. Figure 1 shows the proposed structure of 1-8GHz phase shifter employed vector synthesized technology, it includes quadrature signal generator, gain amplifier and signal combiner, where the quadrature signal generator produces four pairs of orthogonal differential signals. The signal combiner uses the Gilbert cell circuit to amplify the gain while performing polarity selection. The logic encoder encodes the five-bit digital control signal input from the outside, its output is used to control the DAC conversion circuit. DAC conversion circuit sent the analog signal generated by logic encoder control signals into input terminal of the signal combiner to complete the phase modulation. Since the circuit uses less passive devices, it is more high integrated and suitable for wideband application. The advantage of a vector-synthesized phase shifter is that in addition to being able to perform phase modulation, the amplitude of the signal can also vary somewhat and provide a phase shift in the range of 0 to 360 °. Figure 2 shows the multi-level cascaded RC passive multiple phase filter network often used to expand the circuit bandwidth. To minimize the loss of the circuit, two differential inductive loads are inserted at the end of the circuit. The first stage converts the input differential signal into four two-two quadrature signals and sent it to the second level network, and then output through the second level network. The correspondence between input and output through each RC network is as follows:
Circuit Design and Analysis
The four outputs after cascaded two stages were:
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in V is the amplitude of the input signal From above equations it can be found that the four signals are equal in amplitude in entire bandwidth, the ratio of the two signals is:
and the phase difference can be obtained as:
it can be seen that 90°phase difference can be obtained at two frequency points, they are 1/ ω = R C respectively. Especially, the amplitude and phase difference are independent with the value of inductance. Figure 3 shows the signal combiner consisted of two Gilbert cell, the two units are input I and Q signal path, the total can produce a kind of 2 2 4 × = outputs, corresponding to the phase shifter 0 ~ 360 °quadrants. For the adder circuit above, the gain of both signals is added as:
In order to expand the bandwidth, the indcutor or source follower with large resistance can be used to complete the load in circuit, the output phase is: Figure 4 shows the DAC current mirror circuit based on cascoded current mirror. Five control switches are used, each of which selects a current inflow SSI I path or SSQ I path at a different control level. Each switch can be configured with an inverter to achieve two levels of selection, where the choice of the switch state is controlled by the logic encoder, the analogue adder and the digital-to-analogue converter circuit in the current source SSI I and SSQ I also adopt cascade common-source current mirror structure. By using different combinations of switches in DAC conversion circuit to obtain different flows into the I and Q path current value. Each branch of the current mirror by the switch on and off has are two states, five branches can form a kind of 5 
32
= current combinations, corresponding to the five phase shifter 32 phase status.
From above analysis we have: Finally, the corresponding logic encoder input and control switch is as follows: Figure 5 shows the proposed two-stage compensation amplifier, where the load is consisted of source follower with large resistor, its output is inductive. Ignoring the body effect, the equivalent resistance and inductance are given by: Figure 5 . Two-stage compensation amplifier 1 ,
where R is the drive large resistor, m g is the transconductance of MOS transistor. The first stage is common source amplifier with degeneration, it is used to improve the linearity as well as the stability of the circuit. By adjusting the values of load 2 R and source resistor 1 R , the gain range can be changed. the 2 C in connected between the two stages, the second stage employs cascoded structure as gain amplification stage, it can reduce the return loss.
Simulation Results
The 6-bit digital phase shifter is designed and simulated based on 0.13um CMOS process. Figure 6 shows the layout of proposed 1-8GHz 6-bit phase shifter. Figure 7 -12 shows the 6-bit phase shifter post-simulation results and their return loss respectively, Figure 13 and Figure 14 show the all phase shift simulation results and the RMS phase error respectively. 
Conclusion
From above simulation results, the 6-bit phase shifter has 64 kinds of phase status from 5.625° to 354.375°, the RMS phase error is less than 2.5°, the insertion loss is less than 2.5 dB over the entire 1-8GHz.
